






Dynamic RAMROM




$$E_T = \frac{V_{ds}}{d}$$

$$d \uparrow \Rightarrow E_T \downarrow$$


by increasing the thickness of the silicon oxide we increase the electric field strength required to activate the transistor.

Hence, if we want to store a zero, then we make d thin. If we want a logical one, then we should make d thick.

However, here only the chip producer can store information.




PROM



If the grid starts out all low, And if we apply a neg voltage on D_i and high voltage on W_i .

We destroy the transistor (Burn it) so that this transistor now emits a low.

EPROM



the silicon layer is made up of Si_3N_4 and SiO_2

If by making the P^+ substrate more plus so that it is P^{++} , we will increase the threshold voltage of the transistor.

But putting a large voltage on the gate electrons are pulled from the P type material into the silicon. UV light can be used to remove these electrons. This changing of electrons shifts the voltage threshold.